




A

A

B


B

C


C

D

D



Title		
Size	Number	Revision
A		
Date:	3/24/2022	Sheet of
File:	D:\Designs\...\MCU.SchDoc	Drawn By:



A

A

B


B

C

C









D

D



Title		
Size	Number	Revision
A		
Date:	3/24/2022	Sheet of
File:	D:\Designs\...\MG_Driver.SchDoc	Drawn By:

Check datasheet for layout



Title MURI Prototype Origami Tile V1.0			
Size A	Number Power Management		Revision
Date: 3/24/2022	Sheet of		
File: D:\Designs\...\Power.SchDoc	Drawn By:		

A

A

B


B

C


C

D

D



Title		
Size	Number	Revision
A		
Date:	3/24/2022	Sheet of
File:	D:\Designs\..RF.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	3/24/2022	Sheet of
File:	D:\Designs\...\Signal_Buffer.SchDoc	Drawn By:


S3 Power.SchDoc




S4 Interconnect.SchDoc




S2 MCU.SchDoc



S5 Meta_Gap.SchDoc




S1



RF.SchDoc

Title		
Size	Number	Revision
A		
Date:	3/24/2022	Sheet of
File:	D:\Designs\...\TOP_Origami_Tile_V2_fastDraw.BrdDoc	



MURI Origami Tile Electronics V2.0
D. Elliott Williams 9/3/2021