

1		2		3		4	
A							A
B							B
C							C
D							D

S1

Spacer #2

Spacer_number_2

S2

Spacer #2

Spacer_number_2

S3

Spacer #2

Spacer_number_2



S4

Spacer #2

Spacer_number_2


Title				MURI Prototype Origami Tile V1.0			
Size		Number		Revision			
A		Hardware		1.0			
Date:		11/8/2019			Sheet of		
File:		D:\Designs\...\Hardware.SchDoc			Drawn By:		Elliott Williams

1		2		3		4	
---	--	---	--	---	--	---	--



Place Components Close to buffer pins
Ground capacitors with via to gnd plane

Title		
MURI Prototyp Origami Tile V1.0		
Size	Number	Revision
A	Interconnect	1.0
Date:	11/8/2019	Sheet of
File:	D:\Designs\Interconnect.SchDoc	Drawn By: Elliott Williams



Title		
MURI Prototype Origami Tile V1.0		
Size	Number	Revision
A	Microcontroller	1.0
Date:	11/8/2019	Sheet of
File:	D:\Designs\...\MCU.SchDoc	Drawn By: Elliott Williams

1


2

3

4


A

A




B

B



C

C



D

D


Title		
MURI Prototype Origami Tile V1.0		
Size	Number	Revision
A	Power Management	1.0
Date:	11/8/2019	Sheet of
File:	D:\Designs\Power.SchDoc	Drawn By: Elliott Williams

1

2

3

4



Title		
MURI Prototype Origami Tile V1.0		
Size	Number	Revision
A	RF	1.0
Date:	11/8/2019	Sheet of
File:	D:\Designs\..RF.SchDoc	Drawn By: Elliott Williams

1		2		3		4		
A	Power Power.SchDoc		Interconnect Interconnect.SchDoc		Microcontroller MCU.SchDoc		RF RF.SchDoc	
	Hardware Hardware.SchDoc							
B								
C								
D								
1		2		3		4		

Title		
Size A	Number	Revision
Date:	11/8/2019	Sheet of
File:	D:\Designs\...\TOP_Origami_Tile_Split_Electronics.SchDoc	

Title		
Size A	Number	Revision
Date:	11/8/2019	Sheet of
File:	D:\Designs\...\TOP_Origami_Tile_Split_Electronics.SchDoc	

